## WHAT IS CLAIMED IS

	1. A repeater device configured to repeat source synchronous data, said device
E	comprising:
5	a first interface configured to receive source synchronous data comprising a first data signal and corresponding first clock signal;
	a second interface configured to transmit source synchronous data; and
10	circuitry coupled to said first interface, wherein said circuitry is configured to:
	utilize a reference clock signal and said first clock signal to generate a second clock signal;
15	utilize said second clock signal to latch said first data;
	generate a third clock signal; and
20	utilize said third clock signal to transmit said latched first data and a corresponding clock signal via said second interface in a source synchronous manner.
25	2. The device of claim 1, wherein said circuitry is configured to generate said third clock signal in phase with said first clock signal.
	<ol> <li>The device of claim 2, wherein said circuitry comprises a first circuit configured to:</li> <li>receive said first clock signal;</li> </ol>

receive said reference clock signal; and
generate said second clock signal to be approximately ninety degrees out of phase
with said first clock signal.

- 5 4. The device of claim 3, wherein the first circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.
  - 5. The device of claim 3, wherein said first circuit is further configured to:
- generate a fourth clock signal approximately ninety degrees out of phase with said first clock signal; and shift the phase of said generated second clock signal a first number of degrees to be approximately ninety degrees out of phase with said first data signal.
- 15 6. The device of claim 5, further comprising a second circuit configured to:
  receive said reference clock signal;
  receive said fourth clock signal; and
  generate a fifth clock signal to be approximately in phase with said fourth clock
  signal.

20

- 7. The device of claim 6, wherein said circuitry is configured to utilize said fifth clock signal to select for transmission in a synchronous manner a data signal and a clock signal corresponding to said first data signal and the first clock signal.
- 8. The device of claim 7, wherein said second circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.

- 9. The device of claim 5, wherein the first circuit is trainable to determine said first number of degrees.
- 5 10. A method for repeating source synchronous data, said method comprising: receiving a first source synchronous data signal;

receiving a first clock signal corresponding to said data signal;

utilizing a reference clock signal and said first clock signal to generate a second clock signal;

utilizing said second clock signal to latch said data corresponding to said first data signal;

generating a third clock signal; and

utilizing said third clock signal to transmit said latched data and a corresponding clock signal in a source synchronous manner.

15

- 11. The method of claim 10, wherein said third clock signal is generated in phase with said first clock signal;
- 12. The method of claim 11, further comprising generating said second clock signal to be approximately ninety degrees out of phase with said first clock signal.
  - 13. The method of claim 12, wherein said second clock signal is generated by a first circuit selected from the group consisting of: a delay locked loop, and a phase locked loop.
  - 14. The method of claim 12, further comprising:
    generating a fourth clock signal approximately ninety degrees out of phase with
    said first clock signal; and

shifting the phase of said generated second clock signal a first number of degrees to be approximately ninety degrees out of phase with said first data signal.

- 15. The method of claim 14, further comprising:

  receiving said reference clock signal in a second circuit;

  receiving said fourth clock signal in the second circuit; and

  generating a fifth clock signal to be approximately in phase with said fourth clock

  signal.
- 16. The method of claim 15, utilizing said fifth clock signal to select for transmission in a synchronous manner a data signal and a clock signal corresponding to said first data signal and the first clock signal.
  - 17. The method of claim 15, wherein said second circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.
    - 18. The method of claim 14, further comprising training a first circuit which generates said second clock signal to determine said first number of degrees.
- 20 19. A source synchronous system comprising:

- a source device configured to convey source synchronous data comprising a first data and corresponding first clock signal;
- a repeater device coupled to said source device, wherein said repeater device comprises:
  - a first interface configured to receive said source synchronous data; a second interface configured to transmit source synchronous data; and

to:

utilize a reference clock signal and said first clock signal to

generate a second clock signal;

utilize said second clock signal to latch said first data;

generate a third clock signal; and

utilize said third clock signal to transmit said latched first data and a corresponding clock signal via said second interface in a source synchronous manner; and

10

5

- a destination device coupled to said repeater device, wherein said destination device is configured to receive source synchronous data from said repeater device.
- The system of claim 19, wherein said circuitry is configured to generate said third clock signal in phase with said first clock signal.
  - 21. The system of claim 20, wherein said circuitry comprises a first circuit configured to:
- receive said first clock signal;
  receive said reference clock signal; and
  generate said second clock signal to be approximately ninety degrees out of phase
  with said first clock signal.
- 25 22. The system of claim 21, wherein said first circuit is further configured to:

generate a fourth clock signal approximately ninety degrees out of phase with said first clock signal; and

shift the phase of said generated second clock signal a first number of degrees to be approximately ninety degrees out of phase with said first data signal.

- 23. The system of claim 22, further comprising a second circuit configured to: receive said reference clock signal;
  - receive said fourth clock signal; and

5

- generate a fifth clock signal to be approximately in phase with said fourth clock signal; and
- wherein said circuitry is configured to utilize said fifth clock signal to select for transmission in a synchronous manner a data signal and a clock signal corresponding to said first data signal and the first clock signal.